Abstract-In embedded power modules, mechanical properties of interfaces between deposited copper traces and substrates are important for reliable operation. This paper investigates the values of thermal-mechanical stresses by IDEAS simulation, and describes an experimental method to calculate intrinsic residual stresses using Stoney equation based on the sample bending curvature.
INTRODUCTION
Miniaturization and increasing power density are the trends in modern power electronics development. Increasing frequency and integration technology are the two major enablers to increase the power density. As a result, planar integrated technology has been a primary focus of research in integrated power electronics over the past few years. The required advances for improving integrated modules include improving the efficiency and electrical performance; eliminating the use of wire bonds; reducing solder joint failures and improving the reliability [1] .
In today's power electronics modules, power semiconductor devices such as MOSFETs and IGBTs are interconnected via wire bonds. This is susceptible to ringing due to the long interconnection path, which will cause higher stresses for switching devices and larger EMI noise. Over the last few years, a planar interconnect technique has been developed to enable the construction of three-dimensional integrated power electronics modules (IPEM). This technique is called Embedded Power [2] . The schematic cross-section for this technique is shown in Fig.1 . This IPEM integrates power switching devices, control, drive, and protection circuits together, as shown in Fig.2 . The Embedded Power module is built by mounting power devices in the openings of a ceramic substrate followed by printing a polymer dielectric isolation layer and vapor-depositing multilayer metallic thin films for the construction of a three-dimensional package. The structural schematic and the exploded view of the Embedded Power module are shown in Fig.1 and Fig. 3 respectively. There are three major parts in the structure: embedded power chip stage, electronics circuits, and base substrate. The electronic circuits consist of gate drive, control and protection components. The base substrate provides electrical interconnection and the major thermal path for power chips. The core element in this structure is the embedded power stage that consists of ceramic carrier, power chips, isolation dielectrics and metallization circuit [2] . The extensive research over the past several decades has provided the electronics hardware design community with an unparalleled degree of understanding of the mechanisms of failure and the primary driving forces of the failure. The miniaturization and the increasing power density have required packaging approaches with new combinations of materials with unknown failure mechanisms [3] . Thermal cycling and power cycling are commonly used methods for testing the lifetime and reliability of the modules. The failure modes of planar integrated passive modules under temperature and power cycling have been presented in [4] . During the lifetime testing, most of the mechanical failures were caused by the delamination of the metal layer from the substrate. All the failure modes are not yet clearly understood. Intrinsic residual stresses and the thermally induced mechanical stresses are two possible contributing factors causing failure of these modules.
However, no work has yet been undertaken to investigate the possible failure modes of Embedded Power technology. As this technology uses planar metallization on ceramic substrates and on polymer dielectric films, it is expected that the same type of delamination failure as in the integrated passive modules will occur. In order to investigate the role of the stresses in the metallization layers in Embedded Power modules, the values of stresses in the different layers have to be evaluated. Thermal-mechanical stress will have to be calculated and the contribution of intrinsic residual stress will have to be evaluated. Intrinsic residual stress is related to the process and layer growth, and generally is temperature independent. Factors related to this type of stress include deposition conditions, the growth morphology, and possible lattice mismatch between layers. Thermal-mechanical stress is strongly temperature dependent. This temperature dependence is generated because of different thermal expansion coefficients of the multi-layers [5] . This paper investigates the values of thermal-mechanical stresses by IDEAS simulation and describes the development of a method to determine intrinsic residual stresses experimentally. A Dektak surface profile measuring system was used to measure the deformation of a sample after metallization. Based on this measurement result, the intrinsic residual stress could be calculated using the Stoney Equation.
II. SIMULATION OF THERMAL-MECHANICAL STRESSES
In order to investigate the value of the thermal-mechanical stress, finite element analysis thermal mechanical software IDEAS was used to simulate the thermal-mechanical stresses under temperature changes. The simulation model had the same dimensions as the experimental sample. The size of this sample and the substrate material was chosen according to the conditions as dictated by the experimental woke for measuring the intrinsic residual stresses, as will be described subsequently. Although the substrate material (glass) differs from the substrate materials actually used in the Embedded Power modules, it is expected that the results will give at least the order of magnitude estimation. The thickness of the metallization layer was assumed to be uniform. The intrinsic residual stress at 20°C is assumed to be zero (see table I for materials properties). The simulation results of the thermalmechanical stress under a temperature change from 20°C to 150°C are shown in Fig. 4 . The thermal-mechanical stress of the copper layer was higher than that of the glass substrate. The highest thermal-mechanical stress was on the edge of the copper deposition, which means the four sharp corners of the copper layer are the most likely places where delaminating will happen. The thermal mechanical Von Mises stress of the copper layer in the center area was around 110 MPa. These preliminary simulation results, which give the Von Mises stress, can be improved by refining the constraints and assumptions.
MPa In embedded power modules, different shapes and widths of copper traces implement the electrical interconnections shown in Fig.5 . The width of the copper traces ranges from several millimeters to several tens of millimeters. After simulating the model having 16mm*16mm*0.1mm copper layer which is the same as the intrinsic residual stress measurement model, the copper traces having different widths are studied. Each copper trace keeps the same length 16mm and thickness 0.1mm, the width of the copper traces are 1mm, 2mm, 5mm, 8mm and 16mm respectively. In each case, the simulation constraints and assumptions are the same. The temperature change is 20°C to 150°C. The thermal-mechanical stresses on the backside of the copper traces are shown in Fig. 6 and Fig.7 . 
III. MEASUREMENT AND CALCULATION OF INTRINSIC RESIDUAL STRESSES

A. Metallization and sample construction
In planar integrated modules, the mechanical properties of the interface between the substrate and the metal layers are very important for the reliable operation of the module. This leads to a more complex process for metallization. There therefore are three main steps in the technology for the metallization process of any integrated module developed in our lab. Firstly, a thin layer of titanium is sputtered on the substrate using an RF sputtering process. The thickness of the titanium is about 250 nm. This layer improves the adhesion between the ceramic substrate and copper. A 400-500 nm layer of copper is then sputtered on the surface of the titanium. The planar integrated modules are designed to conduct high currents; therefore, the copper layer needs to be thickened to around 100 µm by electroplating. The current density for electroplating is around 300 A/m 2 . A frame is used to fix the sample and is hung parallel to the copper bar. The crosssection of a practical metallized ceramic substrate is shown in Fig. 8 . Since the sputtered titanium and copper layer are so thin, it is assumed in all subsequent work that the intrinsic residual stress behavior is dominated by the thick electroplated layer. Fig. 9(a) shows an example of alumina ceramic surface profile as used in Embedded Power modules. The ceramic surface waviness was up to 2.7 µm, which was almost the same as the bending amplitude after electroplating (see later). If a ceramic was used as the substrate, it is difficult to measure the absolute bending caused by electroplating because the original ceramic sample was not flat. Similarly, the surface roughness of the polymer dielectric isolation layer as shown in Fig. 9(b) is also too rough. For glass substrates, although some samples also had initial bending, this bending was much smaller than the ceramic. Note that the original bending can be controlled within certain range, for example less than 0.5 µm, by selecting the best glass. A typical glass surface profile is shown in Fig. 9(c) . A test sample for intrinsic residual stress measurement is depicted schematically in Fig. 10 . The glass substrates were processed (as described later) to obtain good adhesion of the metallization. The size of the module was roughly the same order of magnitude as the metal surfaces of the planar integrated modules. Since the glass surface is too smooth to have good adhesion with the copper layer during the electroplating process, the glass sample was sandblasted to get a relatively rough surface. Controlling the surface roughness after sandblasting is critical for the experiments. The surface roughness should be much smaller than the bending amplitude after electroplating. Otherwise, the roughness ripple will mask the bending. On the other hand, the surface should be rough enough to have good adhesion with the deposited copper layer. Many experiments were done to choose the appropriate grit size, the nozzle size and the air pressure used in the sandblasting process. It is found that grit #400 and a large nozzle is a good combination for this purpose. Further investigation still needs to be done for optimization. After sputtering a thin layer of copper on the sandblasted glass surface, a thick layer of copper could be grown by electroplating. A frame was used to fix the sample and was hung parallel to the copper electrode in the electroplating solution as shown in Fig. 11 . For integrated power modules, a uniform thickness of the copper layer is important for good adhesion, especially for small area copper deposition. However, the edges of the copper layer are always thicker than the center in this process because of the higher current density around the edges of the frame during the electroplating process. Several changes were made to improve the uniformity of the copper layer. Firstly, changing the electroplating solution every time. Secondly, electroplating two samples at the same time and exchanging the top and bottom sample in the middle of the electroplating process proved to be a good method. In this way, the effect of the sample position during the electroplating process could be minimized. Lastly, a pump was used to circulate the solution. In order to obtain uniform solution flow, a mesh was added in front of the outlet and inlet pipes as shown in Fig. 11 .
Since the copper deposition processes of the test sample are similar to the copper deposition processes of planar integrated modules, the simplified structure shown in Fig. 10 is an effective way to evaluate the intrinsic residual stresses. It is assumed that using different substrate materials doesn't affect the mechanism of intrinsic residual stresses.
(a) (b) Figure 11 . Electroplating settings (a) frame to fix the sample; (b) electroplating tank settings.
B. Experiments for measuring the sample distortion
Intrinsic residual stress is generated when copper is sputtered and electroplated onto the substrate. The stress causes the substrate to bend towards the copper side as shown in Fig. 12 . Over the years, many investigators have sought explanations for the origin of the constrained shrinkage that is responsible for the intrinsic stresses [6] . One of the mechanisms that explain the large intrinsic stresses observed in metal films is related to recrystallization processes. The stress arises from the annealing and shrinkage of disordered material buried behind the advancing surface of the growing film. The magnitude of the stress reflects the level of disorder present on the surface layer before successive condensing layers cover the surface layer [6] .
Electroplated
Glass substrate Figure 12 . Sample bending after electroplating.
A Dektak surface profile measuring system was used to measure the displacement of the sample, as shown in Fig. 13 . This system is based on a differential transformer principle.
The maximum scan length of the Dektak surface profile measuring system is 30 mm. The vertical measurement range is 63µm. Considering the bending curvature and the surface roughness of the sample, 5 mm was chosen as the measurement length to measure the samples directly after electroplating. Fig. 14 presents three measurement results of one sample. These three measurements were in the left, middle, and right of the sample surface respectively. This sample was treated using grit #400 during sandblasting as described previously. The glass substrate of this sample had good adhesion with the copper deposition layer. It was also smooth enough for Dektak measurement. 
C. Intrinsic Residual stress calculations 1) Mathematical model
In order to calculate the curvature of the bending and the intrinsic residual stress, a mathematical model as shown in Figure 15 , was used. The assumptions of this model are as follows:
(1) The interface force between metal and substrate acts uniformly over the copper cross-section. (2) The effect of the titanium layer between copper and substrate is negligible. (3) The curvature of the sample is uniform, which means the curvature of the measured part can represent the curvature of the whole sample. (4) Because R>>D, the following approximation are made:
(2) Given these assumptions, curvature R can be calculated from the measurement result D. The relationship between stress, σ f , and curvature, R, of the module is shown in the Stoney Equation [6] . 
2) Calculation results
In order to calculate the intrinsic residual stress leading to the curvature, the material properties of the substrate and the metallization has to be known. The properties of the glass as substrate were obtained from www.matweb.com. The material properties for the electroplated copper have to approach that of the grown layer as close as possible. These properties were obtained to electroplated films of the appropriate thickness from [7] . The used material properties of glass substrate and copper for this sample are therefore shown in Table I . Using the measurement results shown in Fig. 14 , the bending curvature and intrinsic residual stresses were calculated and shown in Table II . Intrinsic residual stress and thermal stress are two possible reasons causing failure of planar integrated modules. In order to evaluate the contribution of thermal-mechanical stress and intrinsic residual stress to the mechanical failure of the module, the intrinsic residual stress need to be known. This paper presents a method for calculating the thermalmechanical stress as well as a practical method of measuring and calculating the intrinsic residual stresses between the substrate and copper deposition layer. The intrinsic residual stresses measured and calculated based on the metalized glass substrates are at present assumed to be valid for the study of intrinsic residual stresses in the metalization of planar integrated modules because the same electroplating processes and metal thickness were used in the metalized glass substrate compared with the planar integrated modules. It is assumed that using different substrate materials doesn't affect the mechanism of intrinsic residual stresses. Extensive work has been done in studying the properties of the electrodeposited copper. Internal stresses in the electrodeposited copper vary considerably due to different electroplating conditions, including temperature, current density, electroplating solution, etc. Higher current density or lower solution temperature increase the intrinsic residual stress. Using different substrates and different measurement methods can affect the final results. The typical value of the internal stresses in electrodeposited copper at 200-400 A/m 2 in a copper sulfate solution without addition agent at 20°C is 10-30 MPa. In our case, we used current density of 300 A/m 2 in a copper sulfate solution at around 25°C as the electroplating conditions, and the calculation result was about 1.5MPa. Compared with the literature values [7] , since a rigid strip is used as the substrate, the result is still acceptable considering so many factors affect the final results.
IDEAS software was used to simulate the thermalmechanical stress. The simulation result of the thermal mechanical stress was around 110 MPa. The yield strength of the high-strength electrodeposited copper was around 300-500MPa, which is larger than the simulation results [7] . The study of the thermal-mechanical stresses between different copper traces shows that the thermal-mechanical stress increases according with copper width decrease.
The method used to measure and calculate the intrinsic residual stress is accurate enough to determine the intrinsic residual stress to around 1% or less of the thermal-mechanical stresses during the temperature change 20-150°C. As mentioned before, higher current density or lower solution temperature increase the intrinsic residual stress, this method can be applied to study higher intrinsic residual stress under different process conditions.
How to account for the contribution of the intrinsic residual stress to the thermal-mechanical stress under varying process conditions is a continuation of this work. The intrinsic residual stresses vary from tensile stress to compressive stress depending on the electroplating condition. For example, reducing the current density from 400 A/m 2 to 200 A/m 2 for copper deposition in at 50°C can induce compressive stresses [8] . In the case shown in this paper, the intrinsic residual stress is tensile stress. Since the thermally induced stresses are closely related to the working conditions of the modules, utilizing intrinsic residual stress to relieve the thermalmechanical stress under specific circumstances will be helpful for reliable operation of the modules. Intrinsic residual stresses are, however, a function of both time and temperature after deposition. The tools described in this paper enables the study of total stresses in planar metallization in power modules, as well as the study of the intrinsic residual stresses as function of process conditions, combined with the change as a function of time and temperature cycling after deposition.
